diff options
| author | Angelo Dureghello <adureghello@baylibre.com> | 2025-01-14 16:30:13 +0100 |
|---|---|---|
| committer | Jonathan Cameron <Jonathan.Cameron@huawei.com> | 2025-02-08 15:10:11 +0000 |
| commit | 8ab67b37b81dfaa00a25e95a5f5a020f374848bb (patch) | |
| tree | 65515243ce33b953856b317fc722eaedd56dc3ae /tools/lib/python | |
| parent | 6cc60bc38e8428544f8f4f12ddb6cc05fc83a7da (diff) | |
| download | linux-8ab67b37b81dfaa00a25e95a5f5a020f374848bb.tar.gz linux-8ab67b37b81dfaa00a25e95a5f5a020f374848bb.zip | |
iio: dac: adi-axi-dac: add bus mode setup
The ad354xr requires DSPI mode (2 data lanes) to work in buffering
mode, so, depending on the DAC type, target TRANSFER_REGISTER
"MULTI_IO_MODE" bitfield can be set between:
SPI (configuration, entire ad35xxr family),
DSPI (ad354xr),
QSPI (ad355xr).
Also bus IO_MODE must be set accordingly.
About removal of AXI_DAC_CUSTOM_CTRL_SYNCED_TRANSFER, according to
the HDL history the flag has never been used. So looks like the driver
was including it by mistake or in anticipation for something that was
never implemented on HDL side.
Current HDL updated documentation confirm it is actually not in use
anymore and replaced by the IO_MODE bits.
Reviewed-by: Nuno Sa <nuno.sa@analog.com>
Signed-off-by: Angelo Dureghello <adureghello@baylibre.com>
Link: https://patch.msgid.link/20250114-wip-bl-ad3552r-axi-v0-iio-testing-carlos-v4-4-979402e33545@baylibre.com
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Diffstat (limited to 'tools/lib/python')
0 files changed, 0 insertions, 0 deletions