aboutsummaryrefslogtreecommitdiffstats
path: root/tools/perf/scripts/python/export-to-postgresql.py
diff options
context:
space:
mode:
authorGeorge Moussalem <george.moussalem@outlook.com>2025-05-15 21:46:05 +0400
committerMiquel Raynal <miquel.raynal@bootlin.com>2025-05-16 16:53:58 +0200
commitdd26402642a0899fde59ea6b0852fad3d799b4cc (patch)
tree9e206f89b9e3fd6f455b66645a597010e195c254 /tools/perf/scripts/python/export-to-postgresql.py
parentmtd: rawnand: brcmnand: remove unused parameters (diff)
downloadlinux-dd26402642a0899fde59ea6b0852fad3d799b4cc.tar.gz
linux-dd26402642a0899fde59ea6b0852fad3d799b4cc.zip
mtd: spinand: esmt: fix id code for F50D1G41LB
Upon detecting the ID for the ESMT F50D1G41LB chip, the fifth byte returned is always 0x00 instead of the expected JEDEC continuation code of 0x7f. This causes detection to fail: [ 0.304399] spi-nand spi0.0: unknown raw ID c8117f7f00 [ 0.508943] spi-nand: probe of spi0.0 failed with error -524 So let's revert back to the 4 byte ID code for this chip specifically. Fixes: 4bd14b2fd8a8 ("mtd: spinand: esmt: Extend IDs to 5 bytes") Signed-off-by: George Moussalem <george.moussalem@outlook.com> Signed-off-by: Miquel Raynal <miquel.raynal@bootlin.com>
Diffstat (limited to 'tools/perf/scripts/python/export-to-postgresql.py')
0 files changed, 0 insertions, 0 deletions
20-02-08irqchip/gic-v3-its: Remove superfluous WARN_ONZenghui Yu1-1/+0 2020-02-08irqchip/gic-v4.1: Drop 'tmp' in inherit_vpe_l1_table_from_rd()Zenghui Yu1-3/+1 2020-02-08irqchip/gic-v4.1: Ensure L2 vPE table is allocated at RD levelZenghui Yu1-0/+80 2020-02-08irqchip/gic-v4.1: Set vpe_l1_base for all redistributorsZenghui Yu2-2/+5 2020-02-08irqchip/gic-v4.1: Fix programming of GICR_VPROPBASER_4_1_SIZEZenghui Yu1-1/+1 2020-02-08mt76: mt7615: fix max_nss in mt7615_eeprom_parse_hw_capLorenzo Bianconi1-1/+2 2020-02-07bpf: Improve bucket_log calculation logicMartin KaFai Lau1-2/+3