diff options
| author | Maarten Lankhorst <maarten.lankhorst@linux.intel.com> | 2015-12-10 12:33:57 +0100 |
|---|---|---|
| committer | Maarten Lankhorst <maarten.lankhorst@linux.intel.com> | 2015-12-22 13:42:27 +0100 |
| commit | 565602d7501a3e83580289d7d6da9b15838cfbe3 (patch) | |
| tree | d5091e8a5c79c6cc28625ba92024c59cd0939353 /tools/perf/scripts/python | |
| parent | bf8a0af0cc9f9de9e54aefd1afd8c23b91809e41 (diff) | |
| download | linux-565602d7501a3e83580289d7d6da9b15838cfbe3.tar.gz linux-565602d7501a3e83580289d7d6da9b15838cfbe3.zip | |
drm/i915: Do not acquire crtc state to check clock during modeset, v4.
Parallel modesets are still not allowed, but this will allow updating
a different crtc during a modeset if the clock is not changed.
Additionally when all pipes are DPMS off the cdclk will be lowered
to the minimum allowed.
Changes since v1:
- Add dev_priv->active_crtcs for tracking which crtcs are active.
- Rename min_cdclk to min_pixclk and move to dev_priv.
- Add a active_crtcs mask which is updated atomically.
- Add intel_atomic_state->modeset which is set on modesets.
- Commit new pixclk/active_crtcs right after state swap.
Changes since v2:
- Make the changes related to max_pixel_rate calculations more readable.
Changes since v3:
- Add cherryview and missing WARN_ON to readout.
Signed-off-by: Maarten Lankhorst <maarten.lankhorst@linux.intel.com>
Reviewed-by: Mika Kahola <mika.kahola@intel.com>
Diffstat (limited to 'tools/perf/scripts/python')
0 files changed, 0 insertions, 0 deletions
