index
:
linux
for-next
master
Mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git/
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
drivers
/
clk
/
mediatek
Age
Commit message (
Expand
)
Author
Lines
2026-02-21
Convert 'alloc_flex' family to use the new default GFP_KERNEL argument
Linus Torvalds
-1
/
+1
2026-02-21
Convert 'alloc_obj' family to use the new default GFP_KERNEL argument
Linus Torvalds
-9
/
+9
2026-02-21
treewide: Replace kmalloc with kmalloc_obj for non-scalar types
Kees Cook
-10
/
+10
2026-01-22
clk: mediatek: Fix error handling in runtime PM setup
Haotian Zhang
-5
/
+7
2026-01-22
clk: mediatek: don't select clk-mt8192 for all ARM64 builds
Bartosz Golaszewski
-1
/
+1
2026-01-22
clk: mediatek: Add mfg_eb as parent to mt8196 mfgpll clocks
Nicolas Frattaroli
-6
/
+11
2026-01-22
clk: mediatek: Refactor pllfh registration to pass device
Nicolas Frattaroli
-17
/
+20
2026-01-22
clk: mediatek: Pass device to clk_hw_register for PLLs
Nicolas Frattaroli
-5
/
+10
2026-01-22
clk: mediatek: Refactor pll registration to pass device
Nicolas Frattaroli
-32
/
+34
2026-01-22
clk: mediatek: Drop __initconst from gates
Sjoerd Simons
-4
/
+4
2025-10-06
Merge branch 'clk-determine-rate' into clk-next
Stephen Boyd
-9
/
+11
2025-09-21
clk: mediatek: Add MT8196 vencsys clock support
Laura Nao
-0
/
+244
2025-09-21
clk: mediatek: Add MT8196 vdecsys clock support
Laura Nao
-0
/
+261
2025-09-21
clk: mediatek: Add MT8196 ovl1 clock support
Laura Nao
-1
/
+155
2025-09-21
clk: mediatek: Add MT8196 ovl0 clock support
Laura Nao
-1
/
+156
2025-09-21
clk: mediatek: Add MT8196 disp-ao clock support
Laura Nao
-1
/
+81
2025-09-21
clk: mediatek: Add MT8196 disp1 clock support
Laura Nao
-1
/
+171
2025-09-21
clk: mediatek: Add MT8196 disp0 clock support
Laura Nao
-0
/
+178
2025-09-21
clk: mediatek: Add MT8196 mfg clock support
Laura Nao
-0
/
+158
2025-09-21
clk: mediatek: Add MT8196 mdpsys clock support
Laura Nao
-0
/
+194
2025-09-21
clk: mediatek: Add MT8196 mcu clock support
Laura Nao
-0
/
+175
2025-09-21
clk: mediatek: Add MT8196 I2C clock support
Laura Nao
-0
/
+126
2025-09-21
clk: mediatek: Add MT8196 pextpsys clock support
Laura Nao
-0
/
+139
2025-09-21
clk: mediatek: Add MT8196 ufssys clock support
Laura Nao
-0
/
+116
2025-09-21
clk: mediatek: Add MT8196 peripheral clock support
Laura Nao
-1
/
+144
2025-09-21
clk: mediatek: Add MT8196 vlpckgen clock support
Laura Nao
-1
/
+726
2025-09-21
clk: mediatek: Add MT8196 topckgen2 clock support
Laura Nao
-1
/
+570
2025-09-21
clk: mediatek: Add MT8196 topckgen clock support
Laura Nao
-1
/
+986
2025-09-21
clk: mediatek: Add MT8196 apmixedsys clock support
Laura Nao
-0
/
+213
2025-09-21
clk: mediatek: clk-mtk: Add MUX_DIV_GATE macro
Laura Nao
-0
/
+19
2025-09-21
clk: mediatek: clk-gate: Add ops for gates with HW voter
Laura Nao
-3
/
+71
2025-09-21
clk: mediatek: clk-gate: Refactor mtk_clk_register_gate to use mtk_gate struct
Laura Nao
-33
/
+19
2025-09-21
clk: mediatek: clk-mux: Add ops for mux gates with HW voter and FENC
Laura Nao
-1
/
+114
2025-09-21
clk: mediatek: clk-mtk: Introduce mtk_clk_get_hwv_regmap()
Laura Nao
-0
/
+17
2025-09-21
clk: mediatek: clk-mux: Add ops for mux gates with set/clr/upd and FENC
Laura Nao
-0
/
+94
2025-09-21
clk: mediatek: clk-pll: Add ops for PLLs using set/clr regs and FENC
Laura Nao
-1
/
+44
2025-09-21
clk: mediatek: clk-pll: Add set/clr regs for shared PLL enable control
Laura Nao
-0
/
+8
2025-09-21
clk: mediatek: clk-mux: Do not pass flags to clk_mux_determine_rate_flags()
Chen-Yu Tsai
-3
/
+1
2025-09-21
clk: mediatek: mt7622-aud: Add missing AFE_MRGIF clock
AngeloGioacchino Del Regno
-0
/
+1
2025-09-21
clk: mediatek: mt8195-infra_ao: Fix parent for infra_ao_hdmi_26m
AngeloGioacchino Del Regno
-1
/
+1
2025-09-08
clk: mediatek: pll: convert from round_rate() to determine_rate()
Brian Masney
-8
/
+10
2025-02-27
clk: mediatek: Add SMI LARBs reset for MT8188
Friday Yang
-0
/
+49
2025-02-26
clk: mediatek: mt8188-vdo1: Add VDO1_DPI1_HDMI clock for hdmitx
AngeloGioacchino Del Regno
-0
/
+11
2024-12-17
clk: mediatek: mt2701-img: add missing dummy clk
Daniel Golle
-0
/
+1
2024-12-17
clk: mediatek: mt2701-mm: add missing dummy clk
Daniel Golle
-0
/
+1
2024-12-17
clk: mediatek: mt2701-bdp: add missing dummy clk
Daniel Golle
-0
/
+1
2024-12-17
clk: mediatek: mt2701-aud: fix conversion to mtk_clk_simple_probe
Daniel Golle
-0
/
+10
2024-12-17
clk: mediatek: mt2701-vdec: fix conversion to mtk_clk_simple_probe
Daniel Golle
-0
/
+1
2024-11-14
clk: mediatek: Add drivers for MT6735 syscon clock and reset controllers
Yassine Oudjana
-0
/
+282
2024-11-14
clk: mediatek: mt6735-apmixedsys: Fix an error handling path in clk_mt6735_ap...
Christophe JAILLET
-2
/
+1
[next]