summaryrefslogtreecommitdiffstats
path: root/drivers/clk/st
AgeCommit message (Expand)AuthorLines
2026-02-21Convert more 'alloc_obj' cases to default GFP_KERNEL argumentsLinus Torvalds-4/+2
2026-02-21Convert 'alloc_obj' family to use the new default GFP_KERNEL argumentLinus Torvalds-12/+12
2026-02-21treewide: Replace kmalloc with kmalloc_obj for non-scalar typesKees Cook-17/+16
2025-10-06Merge branch 'clk-determine-rate' into clk-nextStephen Boyd-32/+39
2025-09-21clk: st: flexgen: remove unused compatibleRaphael Gallais-Pou-80/+0
2025-09-08clk: st: clkgen-pll: convert from round_rate() to determine_rate()Brian Masney-16/+22
2025-09-08clk: st: clkgen-fsyn: convert from round_rate() to determine_rate()Brian Masney-16/+17
2023-06-08clk: st: flexgen: Switch to determine_rateMaxime Ripard-7/+8
2022-12-07clk: st: Fix memory leak in st_of_quadfs_setup()Xiu Jianfeng-2/+3
2022-08-19clk: st: Hold reference returned by of_get_parent()Liang He-2/+8
2022-01-05clk: st: clkgen-mux: search reg within node or parentAlain Volmat-2/+9
2022-01-05clk: st: clkgen-fsyn: search reg within node or parentAlain Volmat-2/+11
2021-06-27clk: st: clkgen-fsyn: embed soc clock outputs within compatible dataAlain Volmat-12/+101
2021-06-27clk: st: clkgen-pll: embed soc clock outputs within compatible dataAlain Volmat-14/+106
2021-06-27clk: st: flexgen: embed soc clock outputs within compatible dataAlain Volmat-14/+353
2021-06-27clk: st: clkgen-pll: remove unused variable of struct clkgen_pllAlain Volmat-1/+0
2021-02-11clk: st: clkgen-fsyn: Fix worthy struct documentation demote partially filled...Lee Jones-3/+3
2021-02-11clk: st: clkgen-pll: Demote unpopulated kernel-doc headerLee Jones-2/+1
2020-07-16clk: st: Remove uninitialized_var() usageKees Cook-1/+0
2020-05-27clk: clk-flexgen: fix clock-critical handlingAlain Volmat-0/+1
2019-09-19Merge branches 'clk-aspeed', 'clk-unused', 'clk-of-node-put', 'clk-const-bulk...Stephen Boyd-14/+1
2019-09-06clk: st: clkgen-pll: remove unused variable 'st_pll3200c32_407_a0'YueHaibing-13/+0
2019-09-06clk: st: clkgen-fsyn: remove unused variable 'st_quadfs_fs660c32_ops'YueHaibing-1/+0
2019-08-07clk: st: clk-flexgen: Add of_node_put() in st_of_flexgen_setup()Nishka Dasgupta-0/+1
2019-06-19treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 500Thomas Gleixner-5/+1
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 194Thomas Gleixner-1/+2
2019-05-30treewide: Replace GPLv2 boilerplate/reference with SPDX - rule 152Thomas Gleixner-12/+2
2019-05-21treewide: Add SPDX license identifier - Makefile/KconfigThomas Gleixner-0/+1
2019-05-15clk: Remove io.h from clk-provider.hStephen Boyd-0/+1
2018-12-10clk: st: Remove usage of CLK_IS_BASICStephen Boyd-4/+4
2018-08-30clk: Convert to using %pOFn instead of device_node.nameRob Herring-1/+1
2018-06-12treewide: kzalloc() -> kcalloc()Kees Cook-2/+2
2017-11-02License cleanup: add SPDX GPL-2.0 license identifier to files with no licenseGreg Kroah-Hartman-0/+1
2016-12-08clk: st: clk-flexgen: Unmap region obtained by of_iomapArvind Yadav-1/+4
2016-09-16drivers: clk: st: Handle clk synchronous mode for video clocksGabriel Fernandez-2/+35
2016-09-16drivers: clk: st: Add clock propagation for audio clocksGabriel Fernandez-1/+25
2016-09-16drivers: clk: st: Add fs660c32 synthesizer algorithmGabriel Fernandez-69/+111
2016-09-16drivers: clk: st: Simplify clock binding of STiH4xx platformsGabriel Fernandez-77/+55
2016-09-16drivers: clk: st: Remove stih415-416 clock supportGabriel Fernandez-1404/+1
2016-06-30clk: st: clkgen-pll: Detect critical clocksLee Jones-10/+17
2016-06-30clk: st: clkgen-fsyn: Detect critical clocksLee Jones-3/+7
2016-06-30clk: st: clk-flexgen: Detect critical clocksLee Jones-1/+3
2016-02-26clk: st: Remove impossible check for of_clk_get_parent_count() < 0Stephen Boyd-4/+4
2016-01-29clk: st: avoid uninitialized variable useArnd Bergmann-2/+6
2016-01-29clk: move the common clock's to_clk_*(_hw) macros to clk-provider.hGeliang Tang-5/+4
2015-11-20clk: st: avoid uninitialized variable useArnd Bergmann-8/+9
2015-10-08drivers: clk: st: Correct the pll-type for A9 for stih418Gabriel Fernandez-0/+194
2015-10-08drivers: clk: st: PLL rate change implementation for DVFSGabriel Fernandez-10/+216
2015-10-08drivers: clk: st: Support for enable/disable in Clockgen PLLsGabriel Fernandez-1/+59
2015-10-01clk: st: fix handling result of of_property_count_stringsAndrzej Hajda-3/+4