summaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/amd/display/dc/dcn302
AgeCommit message (Expand)AuthorLines
2024-05-02drm/amd/display: Refactor DCCG into component folderRevalla Hari Krishna-41/+0
2024-01-03drm/amd/display: Refactor INIT into component folderRevalla-86/+0
2023-11-17drm/amd/display: Refactor resource into component directoryMounika Adhuri-1557/+1
2023-10-26drm/amd/display: Set the DML2 attribute to false in all DCNs older than versi...Rodrigo Siqueira-0/+1
2023-10-09drm/amd/display: Refactor HWSS into component folderMounika Adhuri-260/+2
2023-09-26drm/amd/display: switch DC over to the new DRM logging macrosHamza Mahfooz-0/+2
2023-08-30drm/amd/display: add more pipe resource interfacesWenjing Liu-0/+1
2023-08-07drm/amd/display: rename acquire_idle_pipe_for_layer to acquire_free_pipe_as_s...Wenjing Liu-1/+1
2023-08-07drm/amd/display: Add structs for Freesync Panel ReplayBhawanpreet Lakha-0/+1
2023-06-23drm/amd/display: enable the new fast update path for supported ASICsAlvin Lee-1/+2
2023-06-15drm/amd/display: Limit Minimum FreeSync Refresh RateAustin Zheng-0/+1
2023-06-09drm/amd/display: remove unused definitionYang Li-25/+0
2023-06-09drm/amd/display: Clean FPGA code in dcQingqing Zhuo-4/+1
2023-03-14drm/amd/display: convert link.h functions to function pointer styleWenjing Liu-3/+6
2023-03-08drm/amd/display: remove legacy fields of dc_plane_cap structDavid Tadokoro-2/+0
2023-01-13drm/amd/display: refactor ddc logic from dc_link_ddc to link_ddcWenjing Liu-0/+16
2022-12-06drm/amd/display: Enable dp_hdmi21_pcon supportDavid Galiffi-0/+2
2022-11-15drm/amd/display: rework macros for DWB register accessAurabindo Pillai-1/+3
2022-11-09drm/amd/display: Have risk for memory exhaustionLongJun Tang-0/+1
2022-10-24drm/amd/display: Refactor eDP PSR codesIan Chen-1/+13
2022-09-29drm/amd/display: Add debug option for exiting idle optimizations on cursor up...Brandon Syu-1/+2
2022-07-25drm/amd/display: Add dc_ctx to link_enc_create() parametersAurabindo Pillai-1/+3
2022-07-25drm/amd/display: Drop unnecessary FPU flags on dcn302 filesRodrigo Siqueira-25/+0
2022-06-14drm/amdgpu/display: make FP handling in Makefiles consistentAlex Deucher-1/+7
2022-05-26drm/amd/display: Move FPU associated DCN30 code to DML folderJasdeep Dhillon-0/+2
2022-04-05drm/amd/display: Enable 3 plane for DCN 3.0 and 3.02Krunoslav Kovac-3/+3
2022-02-07drm/amdgpu: move dpcs_3_0_0 headers from dcn to dpcsAlex Deucher-2/+2
2022-01-18drm/amd/display: move FPU associated DCN302 code to DML folder (#2266)Jasdeep Dhillon-318/+13
2021-12-30drm/amd/display: Changed pipe split policy to allow for multi-display pipe splitAngus Wang-1/+1
2021-12-13drm/amd: append missing includesIsabella Basso-0/+2
2021-12-01drm/amd/display: Enable P010 for DCN3x ASICsStylon Wang-1/+1
2021-11-22drm/amd/display: Fix LTTPR not EnabledAngus Wang-0/+18
2021-11-22drm/amd/display: Revert changes for MPO underflowAngus Wang-1/+1
2021-11-17drm/amd/display: Fix RGB MPO underflow with multiple displaysAngus Wang-1/+1
2021-09-14drm/amd/display: Fix multiple memory leaks reported by coverityAnson Jacob-1/+5
2021-09-01drm/amd/display: add missing ABM register offsetsJosip Pavic-1/+1
2021-07-21drm/amd/display: Populate dtbclk entries for dcn3.02/3.03Bindu Ramamurthy-1/+5
2021-07-21drm/amd/display: Populate socclk entries for dcn3.02/3.03Bindu Ramamurthy-2/+5
2021-06-21drm/amd/display: get socBB from VBIOS for dcn302 and dcn303Aurabindo Pillai-0/+20
2021-06-18drm/amd/display: Increase stutter watermark for dcn302 and dcn303Aurabindo Pillai-2/+2
2021-06-08drm/amd/display: Change default policy for MPO with multidisplayAric Cyr-1/+1
2021-06-08drm/amd/display: Control power gating by driver.JinZe.Xu-22/+12
2021-05-19drm/amd/display: Fix typo of format termination newlineJoe Perches-1/+1
2021-05-19drm/amd/display: Use the correct max downscaling value for DCN3.x familyNikola Cornij-3/+4
2021-04-09drm/amd/display: Update DCN302 SR Exit LatencyJoshua Aberback-1/+1
2021-04-09drm/amd/display: revert max lb lines changeDmytro Laktyushkin-1/+1
2021-03-23drm/amd/display: fix dcn3+ bw validation soc param update sequenceDmytro Laktyushkin-0/+1
2021-03-23drm/amd/display: Separate caps for maximum RGB and YUV plane countsAtufa Khan-0/+2
2021-03-23drm/amd/display: use max lb for latency hidingDmytro Laktyushkin-1/+3
2021-02-02drm/amd/display: fix initial bounding box values for dcn3.02Samson Tam-4/+166
generated by cgit v1.2.3 (git 2.46.0) at 2026-05-01 14:39:25 +0000