aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/i915/display/intel_cx0_phy.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-07-29drm/i915/display: Set C10_VDR_CTRL_MSGBUS_ACCESS before phy reg readJouni Högander1-0/+4
2025-07-29drm/i915/display: Ensure phy is accessible on lfps configurationJouni Högander1-0/+6
2025-07-29drm/i915/display: Avoid unnecessarily calling intel_cx0_get_owned_lane_maskJouni Högander1-1/+2
2025-07-29drm/i915/display: Write PHY_CMN1_CONTROL only when using AUXLess ALPMJouni Högander1-5/+3
2025-06-18drm/i915/wcl: C10 phy connected to port A and BDnyaneshwar Bhadane1-1/+7
2025-06-11drm/i915/display: drop i915_reg.h include where possibleJani Nikula1-1/+0
2025-05-29drm/i915/display: Add function to configure LFPS sendingJouni Högander1-0/+31
2025-05-29drm/i915/alpm: Move port alpm configurationJouni Högander1-0/+1
2025-05-14drm/i915/ptl: Use everywhere the correct DDI port clock select maskImre Deak1-17/+10
2025-04-22drm/i915/display: drop lots of unnecessary #include i915_drv.hJani Nikula1-1/+3
2025-02-19drm/i915/display: Allow display PHYs to reset power stateMika Kahola1-0/+61
2025-02-19drm/i915/display: Drop crtc_state from C10/C20 pll programmingMika Kahola1-57/+74
2025-02-10drm/i915: Convert intel_display_power_{get,put}*() to intel_displayVille Syrjälä1-7/+6
2025-02-05drm/i915/cx0: convert to struct intel_display based platform checksJani Nikula1-5/+4
2025-02-05Merge drm/drm-next into drm-intel-nextJani Nikula1-4/+35
2025-01-24drm/i915/cx0: Set ssc_enabled for c20 tooSuraj Kandpal1-3/+11
2025-01-23drm/i915/cx0_phy: Use HDMI PLL algorithm for C10 PHYAnkit Nautiyal1-38/+11
2025-01-16drm/i915/cx0_phy: Update HDMI TMDS C20 algorithm valueDnyaneshwar Bhadane1-8/+40
2025-01-10Merge tag 'drm-intel-next-2025-01-07' of https://gitlab.freedesktop.org/drm/i...Dave Airlie1-8/+6
2025-01-09Merge tag 'drm-xe-next-2025-01-07' of https://gitlab.freedesktop.org/drm/xe/k...Dave Airlie1-4/+35
2024-12-19drm/i915/display: UHBR rates for ThunderboltMika Kahola1-4/+35
2024-12-18drm/i915/cx0_phy: Fix C10 pll programming sequenceSuraj Kandpal1-8/+4
2024-12-16drm/i915/uncore: add to_intel_uncore() and use itJani Nikula1-0/+2
2024-12-02drm/i915/display: replace dig_port->saved_port_bits with flagsJani Nikula1-1/+1
2024-10-30drm/i915/display: use x100 version for full version and releaseJani Nikula1-2/+2
2024-10-30drm/i915/cx0: convert to struct intel_displayJani Nikula1-156/+181
2024-10-29drm/i915/cx0: Remove bus reset after every c10 transactionClint Taylor1-2/+4
2024-10-29drm/i915/cx0: Extend C10 check to PTLDnyaneshwar Bhadane1-0/+3
2024-10-29drm/i915/xe3lpd: Add check to see if edp over type c is allowedSuraj Kandpal1-0/+3
2024-10-29drm/i915/display: convert I915_STATE_WARN() to struct intel_displayJani Nikula1-38/+38
2024-10-28drm/i915/xe2lpd: Update C20 algorithm to include tx_miscGustavo Sousa1-1/+8
2024-10-28drm/i915/cx0: Pass crtc_state to intel_c20_compute_hdmi_tmds_pll()Gustavo Sousa1-6/+6
2024-10-23drm/i915/xe3lpd: Add condition for EDP to powerdown P2.PGSuraj Kandpal1-1/+2
2024-10-23drm/i915/xe3lpd: Add C20 Phy consolidated programming tableSuraj Kandpal1-3/+23
2024-10-23drm/i915/panel: Convert panel code to intel_displayVille Syrjälä1-1/+2
2024-10-09drm/i915/mtl: Update PLL c20 phy value for DP uhbr20Dnyaneshwar Bhadane1-4/+4
2024-06-28drm/i915/mtl: Skip PLL state verification in TBT modeImre Deak1-3/+8
2024-05-30drm/i915/display: Add compare config for MTL+ platformsMika Kahola1-6/+71
2024-05-30drm/i915/display: Revert "drm/i915/display: Skip C10 state verification in ca...Mika Kahola1-3/+0
2024-05-03drm/i915/xe2hpd: update pll values in sync with BspecRavi Kumar Vodapalli1-2/+44
2024-05-03drm/i915/xe2hpd: Add support for eDP PLL configurationBalasubramani Vivekanandan1-1/+146
2024-05-03drm/i915/xe2hpd: Add new C20 PHY SRAM addressBalasubramani Vivekanandan1-24/+41
2024-05-03drm/i915/xe2hpd: Properly disable power in port AJosé Roberto de Souza1-3/+14
2024-05-03drm/i915/bmg: Lane reversal requires writes to both context lanesClint Taylor1-5/+5
2024-05-03drm/i915/display: Calculate crtc clock rate based on PLL parametersMika Kahola1-1/+2
2024-04-17drm/i915: Suck snps/cx0 PLL states into dpll_hw_stateVille Syrjälä1-10/+10
2024-03-26drm/i915/de: register wait function renamesJani Nikula1-34/+34
2024-03-21drm/i915/cx0: pass encoder instead of i915 and port aroundJani Nikula1-122/+136
2024-03-21drm/i915/cx0: remove the unused intel_is_c10phy()Jani Nikula1-10/+4
2024-03-21drm/i915/display: use intel_encoder_is/to_* functionsJani Nikula1-25/+11
generated by cgit v1.2.3 (git 2.39.1) at 2026-01-09 02:53:14 +0000