aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu/drm/nouveau/core/subdev/mc/base.c (follow)
AgeCommit message (Expand)AuthorFilesLines
2015-01-22drm/nouveau: remove symlinks, move core/ to nvkm/ (no code changes)Ben Skeggs1-170/+0
2015-01-22drm/nouveau/mc: add missing bracesVince Hsu1-1/+2
2014-08-10drm/gk208-/gr: stop touching 0x260 inappropriatelyBen Skeggs1-1/+11
2014-03-26support for platform devicesAlexandre Courbot1-22/+33
2013-11-08Merge tag 'drm-intel-fixes-2013-11-07' of git://people.freedesktop.org/~danve...Dave Airlie1-1/+0
2013-11-08drm/nouveau/mc: fix (incorrect) reporting of unknown pending intr bitsBen Skeggs1-6/+11
2013-11-08drm/nvaa/mc: blacklist msi to off by defaultBen Skeggs1-11/+19
2013-11-08drm/nvc0,nvc4/mc: handle 0xc0's "special" msi rearmBen Skeggs1-5/+6
2013-11-08drm/nouveau/mc: store static data in nouveau_mc class definitionBen Skeggs1-6/+4
2013-11-08drm/nouveau/mc: fetch NV_PMC_INTR again after re-arming MSIBen Skeggs1-4/+6
2013-11-08drm/nouveau/mc: bracket interrupt handler with NV_PMC_INTR_EN disable/re-enableBen Skeggs1-0/+4
2013-11-08drm/nouveau/mc: have single entry and exit points to the interrupt handlerBen Skeggs1-18/+19
2013-11-08drm/nouveau/mc: msi rearm write via subdev, not deviceBen Skeggs1-2/+2
2013-11-06nouveau: drop interrupt busy setting.Dave Airlie1-3/+0
2013-10-08drm/nouveau/mc: disable msi support by default, it's busted in tons of placesBen Skeggs1-1/+1
2013-09-04drm/nouveau: use MSI interruptsLucas Stach1-1/+23
2013-09-02Merge branch 'drm-next-3.12' of git://people.freedesktop.org/~agd5f/linux int...Dave Airlie1-1/+5
2013-08-29nouveau: add runtime PM support (v0.9)Dave Airlie1-0/+6
2013-08-21drm/nouveau/mc: fix race condition between constructor and request_irq()Ben Skeggs1-1/+5
2013-04-26drm/nouveau/mc: handle irq-related setup ourselvesBen Skeggs1-4/+56
2012-11-29drm/nouveau/mc: allow calling of multiple handlers for a give intr bitBen Skeggs1-4/+4
2012-10-03drm/nouveau/mc: port to subdev interfacesBen Skeggs1-0/+49
generated by cgit v1.2.3 (git 2.39.1) at 2026-01-11 18:34:26 +0000