aboutsummaryrefslogtreecommitdiffstats
path: root/drivers/gpu (follow)
AgeCommit message (Expand)AuthorFilesLines
2025-08-29drm/msm: Use of_reserved_mem_region_to_resource() for "memory-region"Rob Herring (Arm)1-12/+5
2025-08-29drm/msm/mdp4: Consistently use the "mdp4_" namespaceChristophe JAILLET3-21/+21
2025-08-29Merge tag 'amd-drm-fixes-6.17-2025-08-28' of https://gitlab.freedesktop.org/a...Dave Airlie5-17/+28
2025-08-29Merge tag 'drm-misc-fixes-2025-08-28' of https://gitlab.freedesktop.org/drm/m...Dave Airlie6-55/+83
2025-08-28drm/stm: ltdc: handle lvds pixel clockYannick Fertre2-1/+22
2025-08-28drm/stm: ltdc: support new hardware version for STM32MP25 SoCYannick Fertre3-4/+51
2025-08-28drm/xe/nvm: Use root tile mmioRiana Tauro1-4/+4
2025-08-28drm/rockchip: Add RK3588 DPTX output supportAndy Yan5-0/+162
2025-08-28drm/bridge: synopsys: Add DW DPTX Controller support libraryAndy Yan3-0/+2103
2025-08-28drm/xe/tests: Make cross-device dma-buf BOs CPU-visible on small BARMarcin Bernatowicz1-2/+3
2025-08-28drm/panthor: Simplify mmu_hw_do_operation_lockedSteven Price1-31/+26
2025-08-28gpuvm: remove gem.gpuva.lock_dep_mapAlice Ryhl3-19/+17
2025-08-28panthor: use drm_gem_object.gpuva.lock instead of gpuva_list_lockAlice Ryhl3-23/+9
2025-08-28drm_gem: add mutex to drm_gem_object.gpuvaAlice Ryhl1-0/+2
2025-08-28drm/vesadrm: Remove unneeded semicolonChen Ni1-1/+1
2025-08-28drm/xe/migrate: make MI_TLB_INVALIDATE conditionalMatthew Auld2-12/+16
2025-08-28drm/sched: Document race condition in drm_sched_fini()Philipp Stanner1-0/+16
2025-08-28drm/sched/tests: Remove redundant header filesLiao Yuanhong1-1/+0
2025-08-28drm/sched: Remove mention of indirect buffersTvrtko Ursulin1-7/+7
2025-08-27drm/xe: Split TLB invalidation code in frontend and backendMatthew Brost8-385/+500
2025-08-27drm/xe: Add helpers to send TLB invalidationsMatthew Brost1-117/+117
2025-08-27drm/xe: Prep TLB invalidation fence before sendingMatthew Brost1-54/+55
2025-08-27drm/xe: Decouple TLB invalidations from GTMatthew Brost18-304/+330
2025-08-27drm/xe: Add xe_gt_tlb_invalidation_done_handlerMatthew Brost1-17/+30
2025-08-27drm/xe: Add xe_tlb_inval structureMatthew Brost2-31/+36
2025-08-27drm/xe: s/tlb_invalidation/tlb_invalMatthew Brost21-277/+266
2025-08-27drm/xe: Cancel pending TLB inval workers on teardownStuart Summers3-0/+15
2025-08-27drm/xe: Move explicit CT lock in TLB invalidation sequenceStuart Summers2-6/+15
2025-08-27drm/xe/configfs: Block runtime attribute changesLucas De Marchi1-0/+41
2025-08-27drm/amdgpu/userq: fix error handling of invalid doorbellAlex Deucher1-0/+1
2025-08-27drm/amdgpu: update firmware version checks for user queue supportJesse.Zhang1-3/+3
2025-08-27drm/amd/amdgpu: disable hwmon power1_cap* for gfx 11.0.3 on vf modeYang Wang1-8/+10
2025-08-27Revert "drm/amdgpu: fix incorrect vm flags to map bo"Alex Deucher1-2/+2
2025-08-27drm/amdgpu/gfx12: set MQD as appriopriate for queue typesAlex Deucher1-2/+6
2025-08-27drm/amdgpu/gfx11: set MQD as appriopriate for queue typesAlex Deucher1-2/+6
2025-08-27drm/amdgpu/userq: fix error handling of invalid doorbellAlex Deucher1-0/+1
2025-08-27drm/amdgpu: update firmware version checks for user queue supportJesse.Zhang1-3/+3
2025-08-27drm/amd/amdgpu: disable hwmon power1_cap* for gfx 11.0.3 on vf modeYang Wang1-8/+10
2025-08-27drm/amdgpu/vpe: cancel delayed work in hw_finiAlex Deucher1-4/+2
2025-08-27drm/amdgpu/vcn: remove unused code in vcn_v1_0.cDavid (Ming Qiang) Wu1-2/+0
2025-08-27drm/amd/amdgpu : Use the MES INV_TLBS API for tlb invalidation on gfx12Shaoyun Liu3-0/+68
2025-08-27drm/amd/include : Update MES v12 API header(INV_TLBS)Shaoyun Liu1-0/+30
2025-08-27drm/amdgpu: fix shift-out-of-bounds in amdgpu_debugfs_jpeg_sched_mask_setJesse.Zhang1-1/+1
2025-08-27drm/amd/display: DC v3.2.347Nicholas Carbones1-1/+1
2025-08-27drm/amd/display: [FW Promotion] Release 0.1.24.0Taimur Hassan1-0/+4
2025-08-27Reapply "drm/amdgpu: fix incorrect vm flags to map bo"Jack Xiao1-2/+2
2025-08-27Revert "drm/amdgpu: fix incorrect vm flags to map bo"Alex Deucher1-2/+2
2025-08-27drm/amd/display: Consider sink max slice width limitation for dscDillon Varone1-0/+5
2025-08-27drm/amd/display: Array offset used before range checkClay King5-5/+5
2025-08-27drm/amd/display: wait for otg update pending latch before clock optimizationYihan Zhu4-0/+22
generated by cgit v1.2.3 (git 2.39.1) at 2025-12-28 00:44:58 +0000